Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 031321/0919 | |
| Pages: | 5 |
| | Recorded: | 10/01/2013 | | |
| Attorney Dkt #: | NVDA/SC-13-0117-US1 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2021
|
Application #:
|
14043461
|
Filing Dt:
|
10/01/2013
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
|
Title:
|
SCHEDULING CACHE TRAFFIC IN A TILE-BASED ARCHITECTURE
|
|
|
Assignee
|
|
|
|
|
| 2701 SAN TOMAS EXPRESSWAY |
| SANTA CLARA, CALIFORNIA 95050 |
|
|
Correspondence name and address
|
| |
PATTERSON & SHERIDAN, LLP/NVIDIA
|
| |
3040 POST OAK BLVD.
|
| |
SUITE 1500
|
| |
HOUSTON, TX 77056
|
Search Results as of:
10/31/2024 08:12 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
