|
Total properties:
73
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1991
|
Application #:
|
07404591
|
Filing Dt:
|
09/08/1989
|
|
Title:
|
CARRY CHAIN INCREMENTER AND/OR DECREMENTER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/1991
|
Application #:
|
07419765
|
Filing Dt:
|
10/11/1989
|
|
Title:
|
LOW POWER OSCILLATOR WITH HIGH START-UP ABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1993
|
Application #:
|
07420912
|
Filing Dt:
|
10/13/1989
|
|
Title:
|
TECHNIQUE FOR MODIFYING AN INTEGRATED CIRCUIT LAYOUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/1992
|
Application #:
|
07446158
|
Filing Dt:
|
12/05/1989
|
|
Title:
|
NON-VOLATILE/READ-ONLY MEMORY RESPONSIVE TO A SINGLE INITIALIZATION INSTRUCTION FOR LOADING INITIAL BITS INTO CORRESPONDING SYSTEM REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1993
|
Application #:
|
07479865
|
Filing Dt:
|
02/14/1990
|
|
Title:
|
CONTROL CIRCUIT HAVING OUTPUTS WITH DIFFERING RISE AND FALL TIMES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1993
|
Application #:
|
07520777
|
Filing Dt:
|
05/08/1990
|
|
Title:
|
IC CHIP HAVING VOLATILE MEMORY CELLS SIMULTANEOUSLY LOADED WITH INITIALIZATION DATA FROM UNIQUELY ASSOCIATED NON-VOLATILE MEMORY CELLS VIA SWITCHING TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1991
|
Application #:
|
07535403
|
Filing Dt:
|
06/08/1990
|
|
Title:
|
HIGH VOLTAGE CMOS OPEN-DRAIN OUTPUT BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/1993
|
Application #:
|
07544520
|
Filing Dt:
|
06/27/1990
|
|
Title:
|
SYSTEM WITH DEVICES CONNECTED IN SEQUENCE TO RECEIVE INFORMATION IN A PREDETERMINED ORDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/1995
|
Application #:
|
07561297
|
Filing Dt:
|
08/01/1990
|
|
Title:
|
TECHNIQUES FOR DEVELOPING INTEGRATED CIRCUIT TEST PROGRAMS AND THEIR USE IN TESTING ACTUAL CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/1994
|
Application #:
|
07602502
|
Filing Dt:
|
10/24/1990
|
|
Title:
|
SEMICONDUCTOR MULTI-DEVICE SYSTEM WITH LOGIC MEANS FOR CONTROLLING THE OPERATIONAL MODE OF A SET OF INPUT/OUTPUT DATA BUS DRIVERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1992
|
Application #:
|
07654326
|
Filing Dt:
|
02/12/1991
|
|
Title:
|
SYSTEM FOR TESTING INTERNAL NODES IN RECEIVE AND TRANSMIT FIFO'S
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/1992
|
Application #:
|
07656419
|
Filing Dt:
|
02/15/1991
|
|
Title:
|
INTEGRATED POWER-ON RESET CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1992
|
Application #:
|
07658004
|
Filing Dt:
|
02/20/1991
|
|
Title:
|
EXTERNALLY TRIMMED INTEGRATED-CIRCUIT RC OSCILLATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1993
|
Application #:
|
07679739
|
Filing Dt:
|
04/03/1991
|
|
Title:
|
COMPUTER SYSTEM PERIPHERAL CONNECTION PULSE FILTERING TECHNIQUE AND CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/1994
|
Application #:
|
07686244
|
Filing Dt:
|
04/16/1991
|
|
Title:
|
DATA TRANSFER CIRCUIT FOR INTERFACING TWO BYS SYSTEMS THAT OPERATE ASYNCHRONOUSLY WITH RESPECT TO EACH OTHER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1992
|
Application #:
|
07736403
|
Filing Dt:
|
07/26/1991
|
|
Title:
|
DOMINO-LOGIC DECODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/1993
|
Application #:
|
07738920
|
Filing Dt:
|
08/01/1991
|
|
Title:
|
DEVICE AND METHOD FOR PROGRAMMING CRITICAL HARDWARE PARAMETERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1993
|
Application #:
|
07742152
|
Filing Dt:
|
08/01/1991
|
|
Title:
|
DEVICE AND METHOD FOR PROGRAMMING CRITICAL HARDWARE PARAMETERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1993
|
Application #:
|
07753729
|
Filing Dt:
|
09/03/1991
|
|
Title:
|
TECHNIQUE OF PROGRAMMING INTEGRATED CIRCUIT CONTROL REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1993
|
Application #:
|
07762593
|
Filing Dt:
|
09/19/1991
|
|
Title:
|
UNSIGNED INTEGER MULTIPLY/DIVIDE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1992
|
Application #:
|
07771819
|
Filing Dt:
|
10/07/1991
|
|
Title:
|
SYSTEM FOR CONTROLLING THE DISPLAY OF IMAGES IN A REGION OF A SCREEN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1993
|
Application #:
|
07797111
|
Filing Dt:
|
11/22/1991
|
|
Title:
|
DEVICE WITH MULTIPLEXED AND NON-MULTIPLEXED ADDRESS AND DATA I/O CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/1995
|
Application #:
|
07817465
|
Filing Dt:
|
01/03/1992
|
|
Title:
|
POWER SUPPLY INTERRUPTION DETECTION AND RESPONSE SYSTEM FOR A MICROCONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/1994
|
Application #:
|
07818609
|
Filing Dt:
|
01/10/1992
|
|
Title:
|
MINIMAL INTERRUPT LATENCY SCHEME USING MULTIPLE PROGRAM COUNTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1993
|
Application #:
|
07848257
|
Filing Dt:
|
03/09/1992
|
|
Title:
|
DECODER CIRCUIT WITH BYPASS CIRCUITRY AND REDUCED INPUT CAPACITANCE FOR GREATER SPEED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/1995
|
Application #:
|
07855246
|
Filing Dt:
|
03/23/1992
|
|
Title:
|
PULSE GENERATOR AND DEMODULATOR WITH CONTROLLING PROCESSOR AND DECREMENTING COUNTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/1995
|
Application #:
|
07855526
|
Filing Dt:
|
03/23/1992
|
|
Title:
|
INTEGRATED MICROPROCESSOR UNIT GENERATING SEPARATE MEMORY AND INPUT-OUTPUT DEVICE CONTROL SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/1994
|
Application #:
|
07861298
|
Filing Dt:
|
03/31/1992
|
|
Title:
|
SERIAL COMMUNICATION PERIPHERAL INTEGRATED ELECTRONIC CIRCUIT THAT RECOGNIZES ITS UNIQUE ADDRESS BEFORE THE ENTIRE CIRCUIT IS ENABLED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1993
|
Application #:
|
07877871
|
Filing Dt:
|
05/04/1992
|
|
Title:
|
METHOD OF DOPING A POLYSILICON LAYER ON A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/1994
|
Application #:
|
07878201
|
Filing Dt:
|
05/04/1992
|
|
Title:
|
SELF ARBITRATING AUTO RESETTABLE FLAG CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1993
|
Application #:
|
07878626
|
Filing Dt:
|
05/05/1992
|
|
Title:
|
TI/TIN/TI CONTACT METALLIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/1994
|
Application #:
|
07953732
|
Filing Dt:
|
09/29/1992
|
|
Title:
|
QUEUED INTERRUPT MECHANISM WITH SUPPLEMENTARY COMMAND/STATUS/MESSAGE INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/1993
|
Application #:
|
07958507
|
Filing Dt:
|
10/08/1992
|
|
Title:
|
CONTROL CIRCUIT HAVING OUTPUTS WITH DIFFERING RISE AND FALL TIMES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/1994
|
Application #:
|
07972961
|
Filing Dt:
|
11/06/1992
|
|
Title:
|
METHOD OF ELIMINATING METAL VOIDING IN A TITANIUM NITRIDE/ALUMINUM PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/1995
|
Application #:
|
07981889
|
Filing Dt:
|
11/25/1992
|
|
Title:
|
TECHNIQUE AND CIRCUIT FOR PROVIDING TWO OR MORE PROCESSORS WITH TIME MULTIPLEXED ACCESS TO A SHARED SYSTEM RESOURCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/1996
|
Application #:
|
08001802
|
Filing Dt:
|
01/08/1993
|
|
Title:
|
ANALOG WAVELET TRANSFORM CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/1994
|
Application #:
|
08017838
|
Filing Dt:
|
02/16/1993
|
|
Title:
|
TI/TIN/TI CONTACT METALLIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/1996
|
Application #:
|
08027666
|
Filing Dt:
|
03/08/1993
|
|
Title:
|
TECHNIQUE FOR ACCESSING AND REFRESHING MEMORY LOCATIONS WITHIN ELECTRONIC STORAGE DEVICES WHICH NEED TO BE REFRESHED WITH MINIMUM POWER CONSUMPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/1994
|
Application #:
|
08034610
|
Filing Dt:
|
03/22/1993
|
|
Title:
|
PROGRAMMABLE WAIT STATES GENERATOR FOR A MICROPROCESSOR AND COMPUTER SYSTEM UTILIZING IT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08047162
|
Filing Dt:
|
04/14/1993
|
|
Title:
|
MERGING INTEGRATED CIRCUIT MASK DATABASES FORMED BY DIFFERENT DESIGN RULES THROUGH GLOBAL MASK DATABASE EDITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/1995
|
Application #:
|
08051639
|
Filing Dt:
|
04/22/1993
|
|
Title:
|
EFFICIENT PSEUDORANDOM VALUE GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/1994
|
Application #:
|
08076270
|
Filing Dt:
|
06/11/1993
|
|
Title:
|
COLOR BARGRAPH DISPLAY CONTROL FOR USE WITH A CATHOPE RAY TUBE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/1994
|
Application #:
|
08084350
|
Filing Dt:
|
06/28/1993
|
|
Title:
|
DEVICE WITH MULTIPLEXED AND NON-MULTIPLEXED ADDRESS AND DATA I/O CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/1997
|
Application #:
|
08085030
|
Filing Dt:
|
06/30/1993
|
|
Title:
|
DELAYED FIFO STATUS FOR SERIAL SHIFT EMULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/1994
|
Application #:
|
08098750
|
Filing Dt:
|
07/29/1993
|
|
Title:
|
CIRCUIT FOR GENERATING A MODE CONTROL SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/1994
|
Application #:
|
08136291
|
Filing Dt:
|
10/13/1993
|
|
Title:
|
CIRCUIT FOR AUTOMATICALLY DETECTING OFF-CHIP, CRYSTAL OR ON-CHIP, RC OSCILLATOR OPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/1995
|
Application #:
|
08179492
|
Filing Dt:
|
01/07/1994
|
|
Title:
|
METHOD OF FABRICATING HIGH THRESHOLD METAL OXIDE SILICON READ-ONLY-MEMORY TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/1995
|
Application #:
|
08193713
|
Filing Dt:
|
02/09/1994
|
|
Title:
|
EFFICIENT FUNCTIONAL TEST SCHEME INCORPORATED IN A PROGRAMMABLE DURATION BINARY COUNTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/1997
|
Application #:
|
08214019
|
Filing Dt:
|
03/15/1994
|
|
Title:
|
SYSTEM FOR THE AUTOMATIC TRANSFER OF MESSAGE STATUS IN DIGITAL DATA COMMUNICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/1996
|
Application #:
|
08248468
|
Filing Dt:
|
05/24/1994
|
|
Title:
|
TECHNIQUE FOR AUTOMATICALLY ADAPTING A PERIPHERAL INTEGRATED CIRCUIT FOR OPERATION WITH A VARIETY OF MICROPROCESSOR CONTROL SIGNAL PROTOCOLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1995
|
Application #:
|
08248965
|
Filing Dt:
|
05/25/1994
|
|
Title:
|
FREQUENCY MULTIPLYING CLOCK SIGNAL GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1997
|
Application #:
|
08276060
|
Filing Dt:
|
07/15/1994
|
|
Title:
|
TECHNIQUE FOR ACCELERATING INSTRUCTION DECODING OF INSTRUCTION SETS WITH VARIABLE LENGTH OPCODES IN A PIPELINE MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/1996
|
Application #:
|
08280161
|
Filing Dt:
|
07/25/1994
|
|
Title:
|
POWER EFFICIENT RAM DISK AND A METHOD OF EMULATING A ROTATING MEMORY DISK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/1996
|
Application #:
|
08287868
|
Filing Dt:
|
08/09/1994
|
|
Title:
|
FLASH ANALOG-TO-DIGITAL CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/1997
|
Application #:
|
08311951
|
Filing Dt:
|
09/26/1994
|
|
Title:
|
CIRCUIT FOR SENSING WHETHER OR NOT AN ADD-IN BOARD IS INSERTED INTO A BUS CONNECTOR OF A MOTHER BOARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/1996
|
Application #:
|
08319941
|
Filing Dt:
|
10/07/1994
|
|
Title:
|
HIGH THRESHOLD METAL OXIDE SILICON READ-ONLY-MEMORY TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
08378660
|
Filing Dt:
|
01/26/1995
|
|
Title:
|
DUAL LATCH DATA TRANSFER PACING LOGIC USING A TIMER TO MAINTAIN A DATA TRANSFER INTERVAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/1997
|
Application #:
|
08397718
|
Filing Dt:
|
03/02/1995
|
|
Title:
|
TECHNIQUE FOR GENERATING ON-SCREEN DISPLAY CHARACTERS USING SOFTWARE IMPLEMENTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/1997
|
Application #:
|
08407486
|
Filing Dt:
|
03/16/1995
|
|
Title:
|
MOS PRECISION CAPACITOR WITH LOW VOLTAGE COEFFICIENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/1996
|
Application #:
|
08409800
|
Filing Dt:
|
03/24/1995
|
|
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION FOR METAL-OXIDE-SILICON FEEDBACK ELEMENTS BETWEEN PINS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08450974
|
Filing Dt:
|
05/25/1995
|
|
Title:
|
METHOD OF DEMODULATING CHIRP SPREAD SPECTRUM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/1997
|
Application #:
|
08479926
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
METHOD OF FABRICATING HIGH THRESHOLD METAL OXIDE SILICON READ-ONLY-MEMORY TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08487711
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
TECHNIQUE AND CIRCUIT FOR PROVIDING TWO OR MORE PROCESSORS WITH TIME MULTIPLEXED ACCESS TO A SHARED SYSTEM RESOURCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
08577607
|
Filing Dt:
|
12/22/1995
|
|
Title:
|
ASYNCHRONOUS ANALOG OR DIGIITAL FREQUENCY MEASUREMENT ON DIGITAL TEST EQUIPMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/1997
|
Application #:
|
08626163
|
Filing Dt:
|
03/29/1996
|
|
Title:
|
TECHNIQUE FOR ELIMINATING DATA TRANSMIT MEMORY UNDERRUNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1998
|
Application #:
|
08673264
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
APPARATUS AND METHOD FOR DIGITAL AMPLITUDE AND PHASE DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08686888
|
Filing Dt:
|
07/26/1996
|
|
Title:
|
FEXIBLE INTERRUPT SYSTEM FOR AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
08688426
|
Filing Dt:
|
07/30/1996
|
|
Title:
|
TECHNIQUE FOR GENERATING ON-SCREEN DISPLAY CHARACTERS USING SOFTWARE IMPLEMENTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1999
|
Application #:
|
08701385
|
Filing Dt:
|
08/22/1996
|
|
Title:
|
I/O PORT AND RAM MEMORY ADDRESSING TECHNIQUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08738984
|
Filing Dt:
|
10/24/1996
|
|
Title:
|
METHOD OF MAKING MOS PRECISION CAPACITOR WITH LOW VOLTAGE COEFFICIENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
08771440
|
Filing Dt:
|
12/20/1996
|
|
Title:
|
APPARATUS AND METHOD FOR DATA SYNCHRONIZING AND TRACKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/1998
|
Application #:
|
08778614
|
Filing Dt:
|
01/06/1997
|
|
Title:
|
FAST INSTRUCTION DECODING IN A PIPELINE PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08797932
|
Filing Dt:
|
02/12/1997
|
|
Title:
|
IN-CIRCUIT EMULATION SYSTEM WITH MINIMAL IMPACT ON TARGET ENVIRONMENT
|
|
