Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 022825/0951 | |
| Pages: | 8 |
| | Recorded: | 06/15/2009 | | |
Conveyance: | CORRECTIVE TO CORRECT AN ERRORNEOUSLY RECORDED APPLICATION NUMBER 09/362319, RECORDED AT REEL 013343 FRAME 0351. THE ASSIGNOR HEREBY CONFIRMS THE MERGER. |
|
Total properties:
6
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
08459570
|
Filing Dt:
|
06/02/1995
|
Title:
|
PROGRAMMABLE OPTIMIZED-DISTRIBUTION LOGIC ALLOCATOR FOR A HIGH-DENSITY COMPLEX PLD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
08948306
|
Filing Dt:
|
10/09/1997
|
Title:
|
VARIABLE GRAIN ARCHITECTURE FOR FPGA INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
08995615
|
Filing Dt:
|
12/22/1997
|
Title:
|
PROGRAMMABLE INPUT/OUTPUT BLOCK (IOB) IN FPGA INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09212331
|
Filing Dt:
|
12/15/1998
|
Title:
|
FPGA INTEGRATED CIRCUIT HAVING EMBEDDED SRAM MEMORY BLOCKS EACH WITH STATICALLY AND DYNAMICALLY CONTROLLABLE READ MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09217646
|
Filing Dt:
|
12/21/1998
|
Title:
|
METHOD OF FABRICATING PROGRAMMING AND ERASING A DUAL POCKET TWO
SIDED PROGRAM/ERASE NON-VOLATILE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
10090209
|
Filing Dt:
|
03/04/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
VARIABLE GRAIN ARCHITECTURE FOR FPGA INTEGRATED CIRCUITS
|
|
Assignee
|
|
|
5555 NE MOORE COURT |
HILLSBORO, OREGON 97124-6421 |
|
Correspondence name and address
|
|
MARK L. BECKER
|
|
5555 NE MOORE COURT
|
|
HILLSBORO, OR 97124-6421
|
Search Results as of:
05/29/2024 04:23 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|