Total properties:
50
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
09870460
|
Filing Dt:
|
06/01/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
MODIFIED HARVARD ARCHITECTURE PROCESSOR HAVING DATA MEMORY SPACE MAPPED TO PROGRAM MEMORY SPACE WITH ERRONEOUS EXECUTION PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
10071605
|
Filing Dt:
|
02/08/2002
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
Title:
|
DEVICE GENERATING A PRECISE REFERENCE VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10232636
|
Filing Dt:
|
08/30/2002
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
POWER-ON RESET CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10312388
|
Filing Dt:
|
03/31/2003
|
Publication #:
|
|
Pub Dt:
|
09/11/2003
| | | | |
Title:
|
RAW MATERIAL FOR SHADOW MASK FOR COLOR IMAGE RECEIVING TUBE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10348782
|
Filing Dt:
|
01/21/2003
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
Title:
|
METHOD FOR COUNTING BEYOND ENDURANCE LIMITATIONS OF NON-VOLATILE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
10352733
|
Filing Dt:
|
01/27/2003
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
Title:
|
VARIABLE CHARGE PUMP CIRCUIT WITH DYNAMIC LOAD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10364583
|
Filing Dt:
|
02/11/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
PORTABLE RAM DRIVE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10407622
|
Filing Dt:
|
04/03/2003
|
Publication #:
|
|
Pub Dt:
|
03/18/2004
| | | | |
Title:
|
TEMPERATURE-COMPENSATED CURRENT REFERENCE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
10666142
|
Filing Dt:
|
09/17/2003
|
Publication #:
|
|
Pub Dt:
|
12/23/2004
| | | | |
Title:
|
REGENERATIVE CLOCK REPEATER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10687980
|
Filing Dt:
|
10/16/2003
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
Title:
|
DIFFERENTIAL CHARGE PUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
10760434
|
Filing Dt:
|
01/20/2004
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
Title:
|
INTEGRATING CHIP SCALE PACKAGING METALLIZATION INTO INTEGRATED CIRCUIT DIE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
10762767
|
Filing Dt:
|
01/20/2004
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
PERIPHERAL DEVICE FEATURE ALLOWING PROCESSORS TO ENTER A LOW POWER STATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10802894
|
Filing Dt:
|
03/16/2004
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
HIGH FREQUENCY DIFFERENTIAL POWER AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10910038
|
Filing Dt:
|
08/02/2004
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
FUSE DATA STORAGE SYSTEM USING CORE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10946432
|
Filing Dt:
|
09/21/2004
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
INCREMENT/DECREMENT, CHIP SELECT AND SELECTABLE WRITE TO NON-VOLATILE MEMORY USING A TWO SIGNAL CONTROL PROTOCOL FOR AN INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
10980536
|
Filing Dt:
|
11/03/2004
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
INTEGRATING CHIP SCALE PACKAGING METALLIZATION INTO INTEGRATED CIRCUIT DIE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11049334
|
Filing Dt:
|
02/01/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
NONVOLATILE LATCH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
11058056
|
Filing Dt:
|
02/14/2005
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
METHOD AND CIRCUIT ARRANGEMENT FOR HOLDING A CONTROL STATE DURING INADEQUATE POWER SUPPLY IN AN RF TRANSPONDER OR REMOTE SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
11061799
|
Filing Dt:
|
02/18/2005
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR A DUAL POWER SUPPLY TO EMBEDDED NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
11062888
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
ELECTRIC REFERENCE VOLTAGE GENERATING DEVICE OF IMPROVED ACCURACY AND CORRESPONDING ELECTRONIC INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
11135527
|
Filing Dt:
|
05/23/2005
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
MODIFIED HARVARD ARCHITECTURE PROCESSOR HAVING DATA MEMORY SPACE MAPPED TO PROGRAM MEMORY SPACE WITH ERRONEOUS EXECUTION PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
11137463
|
Filing Dt:
|
05/26/2005
|
Publication #:
|
|
Pub Dt:
|
12/08/2005
| | | | |
Title:
|
CIRCUIT FOR CURRENT MEASUREMENT AND CURRENT MONITORING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
11168833
|
Filing Dt:
|
06/28/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
EFFICIENT CHARGE PUMP FOR A WIDE RANGE OF SUPPLY VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
11203938
|
Filing Dt:
|
08/15/2005
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
SENSE AMPLIFIER CIRCUIT FOR PARALLEL SENSING OF FOUR CURRENT LEVELS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11451610
|
Filing Dt:
|
06/12/2006
|
Title:
|
COMPACT CMOS ESD LAYOUT TECHNIQUES WITH EITHER FULLY SEGMENTED SALICIDE BALLASTING (FSSB) IN THE SOURCE AND/OR DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11457377
|
Filing Dt:
|
07/13/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
METHOD AND APPARATUS TO PREVENT HIGH VOLTAGE SUPPLY DEGRADATION FOR HIGH-VOLTAGE LATCHES OF A NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11530977
|
Filing Dt:
|
09/12/2006
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
ELECTRICALLY DISCONNECTING A PERIPHERAL DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11539564
|
Filing Dt:
|
10/06/2006
|
Publication #:
|
|
Pub Dt:
|
04/10/2008
| | | | |
Title:
|
APPARATUS FOR ELIMINATING LEAKAGE CURRENT OF A LOW VT DEVICE IN A COLUMN LATCH
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
11539567
|
Filing Dt:
|
10/06/2006
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR A DUAL POWER SUPPLY TO EMBEDDED NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11554797
|
Filing Dt:
|
10/31/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
ADAPTIVE GATE VOLTAGE REGULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
11610107
|
Filing Dt:
|
12/13/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
AMPLITUDE CONTROLLED SAWTOOTH GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11624139
|
Filing Dt:
|
01/17/2007
|
Title:
|
DIFFERENTIAL AMPLITUDE CONTROLLED SAWTOOTH GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11668844
|
Filing Dt:
|
01/30/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
CLOCK CIRCUITRY FOR DDR-SDRAM MEMORY CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11846959
|
Filing Dt:
|
08/29/2007
|
Title:
|
METHOD FOR ENHANCING LINEARITY OF A TRANSISTOR AMPLIFIER USING SWITCHED CAPACITIVE LOADS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11933805
|
Filing Dt:
|
11/01/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
METHOD AND APPARATUS TO PREVENT HIGH VOLTAGE SUPPLY DEGRADATION FOR HIGH-VOLTAGE LATCHES OF A NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
12014261
|
Filing Dt:
|
01/15/2008
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
DIFFERENTIAL AMPLITUDE CONTROLLED SAWTOOTH GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
12017521
|
Filing Dt:
|
01/22/2008
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
LOW POWER MODE FAULT RECOVERY METHOD, SYSTEM AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12031289
|
Filing Dt:
|
02/14/2008
|
Publication #:
|
|
Pub Dt:
|
08/20/2009
| | | | |
Title:
|
ERROR DETECTING/CORRECTING SCHEME FOR MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
12174802
|
Filing Dt:
|
07/17/2008
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
ADAPTIVE ELECTROSTATIC DISCHARGE (ESD) PROTECTION OF DEVICE INTERFACE FOR LOCAL INTERCONNECT NETWORK (LIN) BUS AND THE LIKE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
12174903
|
Filing Dt:
|
07/17/2008
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
ADAPTIVE ELECTROSTATIC DISCHARGE (ESD) PROTECTION OF DEVICE INTERFACE FOR LOCAL INTERCONNECT NETWORK (LIN) BUS AND THE LIKE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
12207147
|
Filing Dt:
|
09/09/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
CLOCK CIRCUITRY FOR DDR-SDRAM MEMORY CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12395518
|
Filing Dt:
|
02/27/2009
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
DUAL MODE, SINGLE ENDED TO FULLY DIFFERENTIAL CONVERTER STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12436620
|
Filing Dt:
|
05/06/2009
|
Publication #:
|
|
Pub Dt:
|
11/11/2010
| | | | |
Title:
|
CYCLIC DIGITAL TO ANALOG CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12481330
|
Filing Dt:
|
06/09/2009
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
CIRCUIT AND METHOD FOR OPERATING A CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12606691
|
Filing Dt:
|
10/27/2009
|
Title:
|
METHODS FOR FORMING FULLY SEGMENTED SALICIDE BALLASTING (FSSB) IN THE SOURCE AND/OR DRAIN REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12977034
|
Filing Dt:
|
12/22/2010
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
CIRCUIT AND METHOD FOR ADJUSTING AN OFFSET OUTPUT CURRENT FOR AN INPUT CURRENT AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
13335725
|
Filing Dt:
|
12/22/2011
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
ERROR DETECTING/CORRECTING SCHEME FOR MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
13485426
|
Filing Dt:
|
05/31/2012
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
CIRCUIT AND METHOD FOR OPERATING A CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13652166
|
Filing Dt:
|
10/15/2012
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
Circuit and Method for Adjusting an Offset Output Current for an Input Current Amplifier
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13894221
|
Filing Dt:
|
05/14/2013
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
INTEGRATED TECHNIQUE FOR ENHANCED POWER AMPLIFIER FORWARD POWER DETECTION
|
|