skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:049746/0970   Pages: 11
Recorded: 07/14/2019
Attorney Dkt #:TW2085
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 20
1
Patent #:
7005699
Issue Dt:
02/28/2006
Application #:
10707826
Filing Dt:
01/15/2004
Publication #:
US20050087794
Pub Dt:
04/28/2005
Title:
NAND FLASH MEMORY CELL ROW
2
Patent #:
7020536
Issue Dt:
03/28/2006
Application #:
10708059
Filing Dt:
02/06/2004
Publication #:
US20050177264
Pub Dt:
08/11/2005
Title:
METHOD OF BUILDING A DEFECT DATABASE
3
Patent #:
7099729
Issue Dt:
08/29/2006
Application #:
10708277
Filing Dt:
02/20/2004
Publication #:
US20050187648
Pub Dt:
08/25/2005
Title:
SEMICONDUCTOR PROCESS AND YIELD ANALYSIS INTEGRATED REAL-TIME MANAGEMENT METHOD
4
Patent #:
6812120
Issue Dt:
11/02/2004
Application #:
10708351
Filing Dt:
02/26/2004
Title:
[METHOD OF FORMING FLOATING GATE OF MEMORY DEVICE]
5
Patent #:
6950783
Issue Dt:
09/27/2005
Application #:
10708572
Filing Dt:
03/11/2004
Publication #:
US20050203858
Pub Dt:
09/15/2005
Title:
METHOD AND RELATED SYSTEM FOR SEMICONDUCTOR EQUIPMENT PREVENTION MAINTENANCE MANAGEMENT
6
Patent #:
6999897
Issue Dt:
02/14/2006
Application #:
10708573
Filing Dt:
03/11/2004
Publication #:
US20050203715
Pub Dt:
09/15/2005
Title:
METHOD AND RELATED SYSTEM FOR SEMICONDUCTOR EQUIPMENT EARLY WARNING MANAGEMENT
7
Patent #:
7049189
Issue Dt:
05/23/2006
Application #:
10708904
Filing Dt:
03/31/2004
Publication #:
US20050176203
Pub Dt:
08/11/2005
Title:
METHOD OF FABRICATING NON-VOLATILE MEMORY CELL ADAPTED FOR INTEGRATION OF DEVICES AND FOR MULTIPLE READ/WRITE OPERATIONS
8
Patent #:
7028433
Issue Dt:
04/18/2006
Application #:
10708944
Filing Dt:
04/02/2004
Publication #:
US20050126423
Pub Dt:
06/16/2005
Title:
ASEISMATIC DEVICE
9
Patent #:
6821849
Issue Dt:
11/23/2004
Application #:
10709309
Filing Dt:
04/28/2004
Publication #:
US20040197999
Pub Dt:
10/07/2004
Title:
[SPLIT GATE FLASH MEMORY CELL AND MANUFACUTIRNG METHOD THEREOF]
10
Patent #:
6838343
Issue Dt:
01/04/2005
Application #:
10709310
Filing Dt:
04/28/2004
Publication #:
US20040196720
Pub Dt:
10/07/2004
Title:
[FLASH MEMORY WITH SELF-ALIGNED SPLIT GATE AND METHODS FOR FABRICATING AND FOR OPERATING THE SAME]
11
Patent #:
7234196
Issue Dt:
06/26/2007
Application #:
10709335
Filing Dt:
04/29/2004
Publication #:
US20050168739
Pub Dt:
08/04/2005
Title:
TOOL FOR REMOVING PARTICLES FROM RETICLE
12
Patent #:
7038267
Issue Dt:
05/02/2006
Application #:
10709372
Filing Dt:
04/30/2004
Publication #:
US20050145921
Pub Dt:
07/07/2005
Title:
[NON-VOLATILE MEMORY CELL AND MANUFACTURING METHOD THEREOF]
13
Patent #:
6972260
Issue Dt:
12/06/2005
Application #:
10709469
Filing Dt:
05/07/2004
Publication #:
US20050250335
Pub Dt:
11/10/2005
Title:
[METHOD OF FABRICATING FLASH MEMORY CELL]
14
Patent #:
6914826
Issue Dt:
07/05/2005
Application #:
10709507
Filing Dt:
05/11/2004
Publication #:
US20040217412
Pub Dt:
11/04/2004
Title:
[FLASH MEMORY STRUCTURE AND OPERATING METHOD THEREOF]
15
Patent #:
7115214
Issue Dt:
10/03/2006
Application #:
10709552
Filing Dt:
05/13/2004
Publication #:
US20050103750
Pub Dt:
05/19/2005
Title:
METHOD OF FORMING BARRIER LAYER
16
Patent #:
6913974
Issue Dt:
07/05/2005
Application #:
10709590
Filing Dt:
05/17/2004
Publication #:
US20040197994
Pub Dt:
10/07/2004
Title:
[FLASH MEMORY DEVICE STRUCTURE AND MANUFACTURING METHOD THEREOF]
17
Patent #:
7344579
Issue Dt:
03/18/2008
Application #:
10709607
Filing Dt:
05/18/2004
Publication #:
US20050144915
Pub Dt:
07/07/2005
Title:
[PIPE TRAP]
18
Patent #:
6893918
Issue Dt:
05/17/2005
Application #:
10709639
Filing Dt:
05/19/2004
Title:
[METHOD OF FABRICATING A FLASH MEMORY]
19
Patent #:
6984559
Issue Dt:
01/10/2006
Application #:
10709640
Filing Dt:
05/19/2004
Publication #:
US20050176200
Pub Dt:
08/11/2005
Title:
[METHOD OF FABRICATING A FLASH MEMORY]
20
Patent #:
6834011
Issue Dt:
12/21/2004
Application #:
10829414
Filing Dt:
04/20/2004
Publication #:
US20040196714
Pub Dt:
10/07/2004
Title:
STRUCTURE, FABRICATION METHOD AND OPERATING METHOD FOR FLASH MEMORY
Assignor
1
POWERCHIP TECHNOLOGY CORPORATION
Exec Dt:
06/28/2019
Assignee
1
POWERCHIP SEMICONDUCTOR MANUFACTURING CORPORATION
NO. 18, LI-HSIN RD. 1, HSINCHU SCIENCE PARK,
HSINCHU, TAIWAN
Correspondence name and address
JCIPRNET
P.O. BOX 600 TAIPEI GUTING
TAIPEI CITY, 10099 TAIWAN

Search Results as of: 06/08/2024 06:19 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT