skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054721/0977   Pages: 16
Recorded: 12/22/2020
Attorney Dkt #:GOOGLE 3.3-3289
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 20
1
Patent #:
NONE
Issue Dt:
10/06/2015
Application #:
13976074
Filing Dt:
06/26/2013
Publication #:
Pub Dt:
10/31/2013
PCT #:
US2011066132
Title:
III-V LAYERS FOR N-TYPE AND P-TYPE MOS SOURCE-DRAIN CONTACTS
2
Patent #:
NONE
Issue Dt:
06/16/2015
Application #:
13976075
Filing Dt:
06/26/2013
Publication #:
Pub Dt:
10/24/2013
PCT #:
US2011066134
Title:
SELF-ALIGNED CONTACT METALLIZATION FOR REDUCED CONTACT RESISTANCE
3
Patent #:
NONE
Issue Dt:
03/31/2015
Application #:
13994660
Filing Dt:
06/14/2013
Publication #:
Pub Dt:
10/10/2013
PCT #:
US2011054428
Title:
Structure having a planar bonding surface
4
Patent #:
NONE
Issue Dt:
11/19/2019
Application #:
13995914
Filing Dt:
06/19/2013
Publication #:
Pub Dt:
07/31/2014
PCT #:
US2011067226
Title:
NANOWIRE STRUCTURES HAVING WRAP-AROUND CONTACTS
5
Patent #:
NONE
Issue Dt:
07/21/2015
Application #:
13995930
Filing Dt:
06/19/2013
Publication #:
Pub Dt:
02/13/2014
PCT #:
US2011067232
Title:
NANOWIRE STRUCTURES HAVING NON-DISCRETE SOURCE AND DRAIN REGIONS
6
Patent #:
NONE
Issue Dt:
09/24/2019
Application #:
13996505
Filing Dt:
06/20/2013
Publication #:
Pub Dt:
11/28/2013
PCT #:
US2011067223
Title:
SEMICONDUCTOR DEVICES HAVING MODULATED NANOWIRE COUNTS
7
Patent #:
NONE
Issue Dt:
01/31/2017
Application #:
13996506
Filing Dt:
06/20/2013
Publication #:
Pub Dt:
12/05/2013
PCT #:
US2011067242
Title:
COMMON-SUBSTRATE SEMICONDUCTOR DEVICES HAVING NANOWIRES OR SEMICONDUCTOR BODIES WITH DIFFERING MATERIAL ORIENTATION OR COMPOSITION
8
Patent #:
NONE
Issue Dt:
04/18/2017
Application #:
13997152
Filing Dt:
06/21/2013
Publication #:
Pub Dt:
11/07/2013
PCT #:
US2011063190
Title:
STACKED MEMORY ALLOWING VARIANCE IN DEVICE INTERCONNECTS
9
Patent #:
NONE
Issue Dt:
05/16/2017
Application #:
13997166
Filing Dt:
06/21/2013
Publication #:
Pub Dt:
12/05/2013
PCT #:
US2011067424
Title:
METHODS TO ENHANCE DOPING CONCENTRATION IN NEAR-SURFACE LAYERS OF SEMICONDUCTORS AND METHODS OF MAKING SAME
10
Patent #:
Issue Dt:
05/08/2018
Application #:
14517365
Filing Dt:
10/17/2014
Publication #:
Pub Dt:
02/26/2015
Title:
TIN DOPED III-V MATERIAL CONTACTS
11
Patent #:
NONE
Issue Dt:
07/18/2017
Application #:
14778036
Filing Dt:
09/17/2015
Publication #:
Pub Dt:
12/08/2016
PCT #:
US2014069361
Title:
THREE DIMENSIONAL STRUCTURES WITHIN MOLD COMPOUND
12
Patent #:
NONE
Issue Dt:
Application #:
14913173
Filing Dt:
02/19/2016
Publication #:
Pub Dt:
07/14/2016
Title:
Composite High-K Metal Gate Stack for Enhancement Mode GaN Semiconductor Devices
13
Patent #:
NONE
Issue Dt:
Application #:
14913173
Filing Dt:
02/19/2016
Publication #:
Pub Dt:
07/14/2016
PCT #:
US2013062314
Title:
Composite High-K Metal Gate Stack for Enhancement Mode GaN Semiconductor Devices
14
Patent #:
Issue Dt:
11/29/2016
Application #:
14916093
Filing Dt:
03/02/2016
Publication #:
Pub Dt:
07/21/2016
Title:
INTERNAL SPACERS FOR NANOWIRE TRANSISTORS AND METHOD OF FABRICATION THEREOF
15
Patent #:
NONE
Issue Dt:
11/29/2016
Application #:
14916093
Filing Dt:
03/02/2016
Publication #:
Pub Dt:
07/21/2016
PCT #:
US2013063186
Title:
INTERNAL SPACERS FOR NANOWIRE TRANSISTORS AND METHOD OF FABRICATION THEREOF
16
Patent #:
Issue Dt:
03/10/2020
Application #:
15024714
Filing Dt:
03/24/2016
Publication #:
Pub Dt:
09/22/2016
Title:
NON-PLANAR SEMICONDUCTOR DEVICE HAVING HYBRID GEOMETRY-BASED ACTIVE REGION
17
Patent #:
NONE
Issue Dt:
03/10/2020
Application #:
15024714
Filing Dt:
03/24/2016
Publication #:
Pub Dt:
09/22/2016
PCT #:
US2013076651
Title:
NON-PLANAR SEMICONDUCTOR DEVICE HAVING HYBRID GEOMETRY-BASED ACTIVE REGION
18
Patent #:
Issue Dt:
04/03/2018
Application #:
15335269
Filing Dt:
10/26/2016
Publication #:
Pub Dt:
02/16/2017
Title:
INTERNAL SPACERS FOR NANOWIRE TRANSISTORS AND METHOD OF FABRICATION THEREOF
19
Patent #:
Issue Dt:
03/17/2020
Application #:
16108610
Filing Dt:
08/22/2018
Publication #:
Pub Dt:
12/13/2018
Title:
NON-PLANAR SEMICONDUCTOR DEVICE HAVING HYBRID GEOMETRY-BASED ACTIVE REGION
20
Patent #:
Issue Dt:
10/05/2021
Application #:
16785975
Filing Dt:
02/10/2020
Publication #:
Pub Dt:
06/11/2020
Title:
NON-PLANAR SEMICONDUCTOR DEVICE HAVING HYBRID GEOMETRY-BASED ACTIVE REGION
Assignor
1
Exec Dt:
11/13/2020
Assignee
1
1600 AMPHITHEATRE PARKWAY
MOUNTAIN VIEW, CALIFORNIA 94043
Correspondence name and address
LERNER, DAVID, LITTENBERG, KRUMHOLZ & MENTLIK, LLP
20 COMMERCE DR.
CRANFORD, NJ 07016

Search Results as of: 05/26/2024 12:26 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT