skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:011058/0980   Pages: 14
Recorded: 08/14/2000
Conveyance: SECURITY INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 33
1
Patent #:
Issue Dt:
12/27/1994
Application #:
07410194
Filing Dt:
09/20/1989
Title:
FIELD PROGRAMMABLE PRINTED CIRCUIT BOARD
2
Patent #:
Issue Dt:
10/08/1991
Application #:
07466153
Filing Dt:
01/17/1990
Title:
CUSTOM TOOLED PRINTED CIRCUIT BOARD
3
Patent #:
Issue Dt:
12/31/1991
Application #:
07642613
Filing Dt:
01/17/1991
Title:
CUSTOM TOOLED PRINTED CIRCUIT BOARD
4
Patent #:
Issue Dt:
08/23/1994
Application #:
07763964
Filing Dt:
09/23/1991
Title:
STRUCTURES FOR ELECTROSTATIC DISCHARGE PROTECTION OF ELECTRICAL AND OTHER COMPONENTS
5
Patent #:
Issue Dt:
04/05/1994
Application #:
07803417
Filing Dt:
12/06/1991
Title:
METHOD FOR TRANSMISSION AND RECEIPT OF COHERENT LIGHT SIGNALS
6
Patent #:
Issue Dt:
05/02/1995
Application #:
07870004
Filing Dt:
04/14/1992
Title:
TWO-STAGE PROGRAMMABLE INTERCONNECT ARCHITECTURE
7
Patent #:
Issue Dt:
08/24/1993
Application #:
07900241
Filing Dt:
06/17/1992
Title:
HIGH VOLTAGE RANDOM-ACCESS MEMORY CELL INCORPORATING LEVEL SHIFTER
8
Patent #:
Issue Dt:
11/23/1993
Application #:
07901603
Filing Dt:
06/19/1992
Title:
LOW CURRENT, FAST, CMOS STATIC PULLUP CIRCUIT FOR STATIC RANDOM-ACCESS MEMORIES
9
Patent #:
Issue Dt:
10/26/1993
Application #:
07913692
Filing Dt:
07/14/1992
Title:
MEMORY CELL WITH KNOWN STATE ON POWER-UP
10
Patent #:
Issue Dt:
06/07/1994
Application #:
07922337
Filing Dt:
07/30/1992
Title:
REPROGRAMMABLE INTERCONNECT ARCHITECTURE USING FEWER STORAGE CELLS THAN SWITCHES
11
Patent #:
Issue Dt:
05/17/1994
Application #:
07947106
Filing Dt:
09/18/1992
Title:
CIRCUIT BOARD FOR HIGH PIN COUNT SURFACE MOUNT PIN GRID ARRAYS
12
Patent #:
Issue Dt:
07/11/1995
Application #:
07958872
Filing Dt:
10/08/1992
Title:
MULTICHIP MODULE INTEGRATED CIRCUIT DEVICE HAVING MAXIMUM INPUT/OUTPUT CAPABILITY
13
Patent #:
Issue Dt:
12/06/1994
Application #:
07972884
Filing Dt:
11/04/1992
Title:
INTERCONNECT SUBSTRATE WITH CIRCUITS FOR FIELD-PROGRAMMABILITY AND TESTING OF MULTICHIP MODULES AND HYBRID CIRCUITS
14
Patent #:
Issue Dt:
05/09/1995
Application #:
07993331
Filing Dt:
12/18/1992
Title:
PROGRAMMABLE INTERCONNECT ARCHITECTURE
15
Patent #:
Issue Dt:
04/05/1994
Application #:
08002776
Filing Dt:
01/08/1993
Title:
STATIC RANDOM ACCESS MEMORY CELL WITH SINGLE LOGIC-HIGH VOLTAGE LEVEL BIT-LINE AND ADDRESS-LINE DRIVERS
16
Patent #:
Issue Dt:
01/24/1995
Application #:
08032723
Filing Dt:
03/16/1993
Title:
PRINTED CIRCUIT STRUCTURE INCLUDING POWER, DECOUPLING AND SIGNAL TERMINATION
17
Patent #:
Issue Dt:
06/14/1994
Application #:
08037520
Filing Dt:
03/24/1993
Title:
PROGRAMMABLE INTERCONNECT ARCHITECTURE WITHOUT ACTIVE DEVICES
18
Patent #:
Issue Dt:
04/11/1995
Application #:
08051449
Filing Dt:
04/19/1993
Title:
PROGRAMMABLE INTERCONNECT ARCHITECTURE USING FEWER STORAGE CELLS THAN SWITCHES
19
Patent #:
Issue Dt:
01/24/1995
Application #:
08053505
Filing Dt:
04/27/1993
Title:
INTEGRATED CIRCUIT PACKAGE WITH DIRECT ACCESS TO INTERNAL SIGNALS
20
Patent #:
Issue Dt:
05/09/1995
Application #:
08053610
Filing Dt:
04/27/1993
Title:
INTEGRATED SOCKET AND IC PACKAGE ASSEMBLY
21
Patent #:
Issue Dt:
05/10/1994
Application #:
08066601
Filing Dt:
05/24/1993
Title:
INTERCONNECTON NETWORK
22
Patent #:
Issue Dt:
05/24/1994
Application #:
08077299
Filing Dt:
06/15/1993
Title:
HIGH-VOLTAGE FIVE-TRANSISTOR STATIC RANDOM ACCESS MEMORY CELL
23
Patent #:
Issue Dt:
11/22/1994
Application #:
08110682
Filing Dt:
08/23/1993
Title:
HIGH VOLTAGE RANDOM-ACCESS MEMORY CELL INCORPORATING LEVEL SHIFTER
24
Patent #:
Issue Dt:
03/21/1995
Application #:
08162585
Filing Dt:
12/06/1993
Title:
MEMORY CELL WITH USER-SELECTABLE LOGIC STATE ON POWER-UP
25
Patent #:
Issue Dt:
08/06/1996
Application #:
08171992
Filing Dt:
12/22/1993
Title:
STRUCTURE HAVING DIFFERENT LEVELS OF PROGRAMMABLE INTEGRATED CIRCUITS INTERCONNECTED THROUGH BUS LINES FOR INTERCONNECTING ELECTRONIC COMPONENTS
26
Patent #:
Issue Dt:
03/21/1995
Application #:
08173729
Filing Dt:
12/27/1993
Title:
UNIVERSAL INTERCONNECT MATRIX ARRAY
27
Patent #:
Issue Dt:
03/28/1995
Application #:
08190795
Filing Dt:
02/02/1994
Title:
CIRCUIT BOARD FOR HIGH PIN COUNT SURFACE MOUNT PIN GRID ARRAYS
28
Patent #:
Issue Dt:
09/19/1995
Application #:
08260688
Filing Dt:
06/16/1994
Title:
ELECTRICALLY PROGRAMMABLE INTERCONNECT ELEMENT FOR INTEGRATED CIRCUITS
29
Patent #:
Issue Dt:
05/11/1999
Application #:
08263920
Filing Dt:
06/21/1994
Title:
INTEGRATED TWO-TERMINAL FUSE-ANTIFUSE AND FUSE AND INTEGRATED TWO-TERMINAL FUSE-ANTIFUSE STRUCTURES INCORPORATING AN AIR GAP
30
Patent #:
Issue Dt:
08/26/1997
Application #:
08520326
Filing Dt:
08/28/1995
Title:
FIELD PROGRAMMABLE PRINTED CIRCUIT BOARD
31
Patent #:
Issue Dt:
06/17/1997
Application #:
08560154
Filing Dt:
11/17/1995
Title:
FIELD PROGRAMMABLE CIRCUIT MODULE
32
Patent #:
Issue Dt:
08/05/1997
Application #:
08594929
Filing Dt:
01/31/1996
Title:
INTERCONNECT SUBSTRATE WITH CIRCUITS FOR FIELD-PROGRAMMABILITY AND TESTING OF MULTICHIP MODULES AND HYBRID CIRCUITS
33
Patent #:
Issue Dt:
10/26/1999
Application #:
08895718
Filing Dt:
07/17/1997
Title:
PROGRAMMABLE INTERCONNECT STRUCTURE, TEST CHIP, TEST STRUCTURE, AND TEST METHOD
Assignor
1
Exec Dt:
07/25/2000
Assignee
1
C/O APTIX CORPORATION
2890 NORTH FIRST STREET
SAN JOSE, CALIFORNIA 95134
Correspondence name and address
CHARLOTTE CARBERRY
C/O MANATT, PHELPS & PHILLIPS, LLP
1001 PAGE MILL ROAD
BUILDING 2
PALO ALTO, CA 94304

Search Results as of: 05/23/2024 03:33 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT