Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 011045/0982 | |
| Pages: | 4 |
| | Recorded: | 08/29/2000 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09650081
|
Filing Dt:
|
08/29/2000
|
|
Title:
|
SILICON ON INSULATOR DRAM PROCESS UTILIZING BOTH FULLY AND PARTIALLY DEPLETED DEVICES
|
|
|
Assignee
|
|
|
|
|
| 8000 S. FEDERAL WAY |
| BOISE, IDAHO 83707 |
|
|
Correspondence name and address
|
| |
DICKSTEIN SHAPIRO MORIN & OSHINSKY LLP
|
| |
ATTN: THOMAS J. D'AMICO
|
| |
2102 L STREET N.W.
|
| |
WASHINGTON, D.C. 20037-1526
|
Search Results as of:
06/03/2024 02:36 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
