Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 018852/0983 | |
| Pages: | 6 |
| | Recorded: | 02/05/2007 | | |
Attorney Dkt #: | 11047 FEP/ALD |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
11496411
|
Filing Dt:
|
07/31/2006
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
METHOD FOR FABRICATING AN INTEGRATED GATE DIELECTRIC LAYER FOR FIELD EFFECT TRANSISTORS
|
|
Assignee
|
|
|
P.O. BOX 450-A |
LEGAL AFFAIRS DEPARTMENT |
SANTA CLARA, CALIFORNIA 95052 |
|
Correspondence name and address
|
|
APPLIED MATERIALS, INC.
|
|
P.O. BOX 450-A
|
|
LEGAL AFFAIRS DEPT.
|
|
SANTA CLARA, CA 95052
|
Search Results as of:
10/31/2024 07:32 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|