skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 1
Patent #:
Issue Dt:
10/09/2018
Application #:
15376403
Filing Dt:
12/12/2016
Inventors:
Navneet Kaushik, Puneet Arora, Steven Lee Gregor, Norman Card
Title:
MEMORY BUILT-IN SELF-TEST LOGIC IN AN INTEGRATED CIRCUIT DESIGN
Assignment: 1
Reel/Frame:
040973/0484Recorded: 01/13/2017Pages: 9
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
01/11/2017
Exec Dt:
01/12/2017
Exec Dt:
01/13/2017
Exec Dt:
01/11/2017
Assignee:
2655 SEELY AVENUE
BUILDING 5
SAN JOSE, CALIFORNIA 95134
Correspondent:
SCHWEGMAN LUNDBERG & WOESSNER, P.A.
PO BOX 2938
MINNEAPOLIS, MN 55402-0938

Search Results as of: 05/27/2024 11:36 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT