skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 1
Patent #:
Issue Dt:
10/15/2019
Application #:
15568858
Filing Dt:
10/24/2017
Publication #:
Pub Dt:
04/12/2018
PCT #:
US2016033807
Inventors:
Niranjan Kulkarni, Sarma Vrudhula
Title:
HOLD VIOLATION FREE SCAN CHAIN AND SCANNING MECHANISM FOR TESTING OF SYNCHRONOUS DIGITAL VLSI CIRCUITS
Assignment: 1
Reel/Frame:
043982/0871Recorded: 10/30/2017Pages: 6
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
09/29/2017
Exec Dt:
10/02/2017
Assignee:
1475 NORTH SCOTTSDALE ROAD
SKYSONG - SUITE 200
SCOTTSDALE, ARIZONA 85257
Correspondent:
WITHROW + TERRANOVA, P.L.L.C.
106 PINEDALE SPRINGS WAY
CARY, NC 27511

Search Results as of: 05/23/2024 12:36 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT