Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2020
|
Application #:
|
15933949
|
Filing Dt:
|
03/23/2018
|
|
Publication #:
|
|
Pub Dt:
|
09/26/2019
| | | | |
|
Inventors:
|
Choonghyun Lee, Ruqiang Bao, Gen Tsutsui, Dechao Guo
|
|
Title:
|
GATE STACK DESIGNS FOR ANALOG AND LOGIC DEVICES IN DUAL CHANNEL SI/SIGE CMOS
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| NEW ORCHARD ROAD |
| ARMONK, NEW YORK 10504 |
|
|
|
|
| MICHAEL J. CHANG |
| 84 SUMMIT AVENUE |
| MICHAEL J. CHANG, LLC |
| MILFORD, CT 06460 |
|
|
Search Results as of:
05/14/2024 10:13 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
