Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2020
|
Application #:
|
15981270
|
Filing Dt:
|
05/16/2018
|
|
Publication #:
|
|
Pub Dt:
|
09/20/2018
| | | | |
|
Inventors:
|
G. Glenn HENRY, Terry PARKS, Douglas R. Reed
|
|
Title:
|
PROCESSOR WITH SELECTIVE DATA STORAGE (OF ACCELERATOR) OPERABLE AS EITHER VICTIM CACHE DATA STORAGE OR ACCELERATOR MEMORY AND HAVING VICTIM CACHE TAGS IN LOWER LEVEL CACHE WHEREIN EVICTED CACHE LINE IS STORED IN SAID DATA STORAGE WHEN SAID DATA STORAGE IS IN A FIRST MODE AND SAID CACHE LINE IS STORED IN SYSTEM MEMORY RATHER THEN SAID DATA STORE WHEN SAID DATA STORAGE IS IN A SECOND MODE
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| ROOM 301, NO.2537, JINKE ROAD, ZHANGJIANG HI-TECH PARK |
| SHANGHAI, CHINA 201203 |
|
|
|
|
| MCCLURE, QUALEY & RODACK, LLP |
| 3100 INTERSTATE NORTH CIRCLE |
| SUITE 150 |
| ATLANTA, GA 30339 |
|
|
Search Results as of:
05/21/2024 05:18 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
