Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2022
|
Application #:
|
16928999
|
Filing Dt:
|
07/14/2020
|
|
Publication #:
|
|
Pub Dt:
|
01/20/2022
| | | | |
|
Inventors:
|
Cagdas Dirik, Robert M. Walker, Patrick A. La Fratta, Laurent Isenegger
|
|
Title:
|
MANAGING PROCESSING OF MEMORY COMMANDS IN A MEMORY SUBSYSTEM WITH A HIGH LATENCY BACKING STORE
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 8000 SOUTH FEDERAL WAY |
| BOISE, IDAHO 83716-9632 |
|
|
|
|
| NICHOLSON DE VOS WEBSTER & ELLIOTT LLP |
| 99 ALMADEN BLVD., STE. 710 |
| SAN JOSE, CA 95113 |
|
|
Search Results as of:
05/30/2024 09:59 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
