Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2024
|
Application #:
|
17945576
|
Filing Dt:
|
09/15/2022
|
|
Inventors:
|
Avneep Kumar Goyal, Anubhav Arora
|
|
Title:
|
DEBUG AND TRACE CIRCUIT IN LOCKSTEP ARCHITECTURES, ASSOCIATED METHOD, PROCESSING SYSTEM, AND APPARATUS
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 39, CHEMIN DU CHAMP-DES-FILLES, PLAN-LES-OUATES |
| GENEVA, SWITZERLAND 1228 |
|
|
|
|
| SLATER MATSIL, LLP |
| 17950 PRESTON ROAD, SUITE 1000 |
| DALLAS, TX 75252 |
|
|
Search Results as of:
05/22/2024 06:18 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
