skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 1
Patent #:
Issue Dt:
02/02/1988
Application #:
06774683
Filing Dt:
09/11/1985
Inventor:
YASUO AKATSUKA
Title:
CMOS INTEGRATED CIRCUIT PROTECTED FROM LATCH-UP PHENOMENON
Assignment: 1
Reel/Frame:
004783/0648Recorded: 11/09/1987Pages: 1
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST.
Assignor:
Exec Dt:
09/10/1985
Assignee:
33-1, SHIBA 5-CHOME, MINATO-KU,
TOKYO, JAPAN
Correspondent:
SUGHRUE, MION, ZINN,
MACPEAK & SEAS
1776 K ST., N. W.
WASHINGTON, DC 20006

Search Results as of: 05/11/2024 12:27 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT