Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
1
|
Patent #:
|
|
Issue Dt:
|
05/15/1990
|
Application #:
|
07290257
|
Filing Dt:
|
12/27/1988
|
Inventor:
|
PAUL D. MADLAND
|
Title:
|
MEMORY TIMING CIRCUIT EMPLOYING SCALED-DOWN MODELS OF BIT LINES USING REDUCED NUMBER OF MEMORY CELLS
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST.
|
|
|
|
|
|
3065 BOWERS AVE. |
SANTA CLARA, CALIFORNIA 95051 |
|
|
|
BLAKELY, SOKOLOFF, TAYLOR AND ZAFMAN |
12400 WILSHIRE BLVD., 7TH FLOOR |
LOS ANGELES, CA 90025 |
|
|
Search Results as of:
05/03/2024 05:45 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|