Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
1
|
Patent #:
|
|
Issue Dt:
|
01/28/1992
|
Application #:
|
07391783
|
Filing Dt:
|
08/09/1989
|
Inventors:
|
TAKESHI KAJIMOTO, MITSUTERU KOBAYASHI
|
Title:
|
LARGE-SCALE INTEGRATED CIRCUIT DEVICE SUCH AS A WAFER SCALE MEMORY HAVING IMPROVED ARRANGEMENTS FOR BYPASSING, REDUNDANCY, AND UNIT INTEGRATED CIRCUIT INTERCONNECTION
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST.
|
|
|
|
|
|
|
GREGORY E. MONTONE |
ANTONELLI, TERRY & WANDS |
STE. 600, 1919 PENN. AVE., N. W. |
WASHINGTON, DC 20006 |
|
|
Search Results as of:
05/21/2024 02:45 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|