Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
1
|
Patent #:
|
|
Issue Dt:
|
09/22/1992
|
Application #:
|
07795338
|
Filing Dt:
|
11/19/1991
|
Inventors:
|
HOWARD E. RHODES, TYLER A. LOWREY
|
Title:
|
METHOD OF PREVENTING STORAGE NODE TO STORAGE NODE SHORTS IN FABRICATION OF MEMORY INTEGRATED CIRCUITRY HAVING STACKED CAPACITORS AND STACKED CAPACITOR MEMORY INTEGRATED CIRCUITS
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST.
|
|
|
|
|
|
2805 E. COLUMBIA RD., |
BOISE, IDAHO 83706 |
|
|
|
WELLS, ST. JOHN AND ROBERTS |
W. 601 MAIN AVENUE |
SUITE 815 |
SPOKANE, WA 99201-0679 |
|
|
Search Results as of:
05/12/2024 03:55 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|