skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 1
Patent #:
Issue Dt:
07/13/1993
Application #:
07757412
Filing Dt:
09/10/1991
Inventors:
ERIC A. JOHNSON, YING T. LOH, YOSHIKO H. STRUNK, CHUNG S. WANG
Title:
A METHOD FOR PRODUCING GATE OVERLAPPED LIGHTLY DOPED DRAIN (GOLDD) STRUCTURE FOR SUBMICRON TRANSISTOR
Assignment: 1
Reel/Frame:
005842/0440Recorded: 09/10/1991Pages: 2
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST.
Assignors:
Exec Dt:
09/09/1991
Exec Dt:
09/09/1991
Exec Dt:
09/09/1991
Exec Dt:
09/09/1991
Assignee:
A CORPORATION OF DE
1109 MCKAY DRIVE
SAN JOSE, CALIFORNIA 95131
Correspondent:
VLSI TECHNOLOGY, INC.
LEGAL DEPT.
1109 MC KAY DR.
SAN JOSE, CA 95131

Search Results as of: 04/27/2024 05:32 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT