skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 1
Patent #:
5342480
Issue Dt:
08/30/1994
Application #:
08069844
Filing Dt:
06/01/1993
Inventors:
HIROTAKA NISHIZAWA, SEIICHIRO AZUMA, TAKAYUKI YOSHITAKE, KAZUO TANAKA, MIKINORI KAWAJI et al
Title:
METHOD OF MANUFACTURING A SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
Assignment: 1
Reel/Frame:
006909/0823Recorded: 03/24/1994Pages: 3
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
NISHIZAWA, H.
Exec Dt:
05/06/1993
AZUMA, S.
Exec Dt:
05/06/1993
YOSHITAKE, T.
Exec Dt:
05/06/1993
TANAKA, K.
Exec Dt:
05/06/1993
KAWAJI, M.
Exec Dt:
05/06/1993
HIRANO, S.
Exec Dt:
05/06/1993
YAMADA, T.
Exec Dt:
05/06/1993
SEKINE, Y.
Exec Dt:
05/06/1993
Assignees:
HITACHI, LTD.
6, KANDA SURUGADAI 4-CHOME
CHIYODA-KU
TOKYO, JAPAN
HITACHI VLSI ENGINEERING CORP.
5-20-1, JOSUIHON-CHO
KODAIRA-SHI
TOKYO, JAPAN
Correspondent:
WILLIAM I. SOLOMON
ANTONELLI, TERRY, STOUT & KRAUS
1919 PENNSYLVANIA AVE., NW
SUITE 600
WASHINGTON, D.C. 20006

Search Results as of: 05/01/2024 03:21 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT