Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
12/13/1994
|
Application #:
|
07958756
|
Filing Dt:
|
10/09/1992
|
|
Inventor:
|
JUN INASAKA
|
|
Title:
|
MULTILAYER CIRCUIT BOARD WITH REPAIRED I/O PIN AND PROCESS FOR REPAIRING I/O PIN ON MULTILAYER CIRCUIT BOARD
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST.
|
|
|
|
|
|
|
|
|
| 7-1, SHIBA 5-CHOME, MINATO-KU |
| TOKYO, JAPAN |
|
|
|
|
| BURNS, DOANE, SWECKER & MATHIS |
| PLATON N. MANDROS |
| THE GEORGE MASON BUILDING |
| WASH. & PRINCE STS., P.O. BOX 1404 |
| ALEXANDRIA, VA 22313-1404 |
|
|
Search Results as of:
05/13/2024 07:20 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
