Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
2
|
Patent #:
|
|
Issue Dt:
|
09/09/1997
|
Application #:
|
08404300
|
Filing Dt:
|
03/14/1995
|
Inventors:
|
TAKASHI MIHARA, HIROSHI NAKANO, HIROYUKI YOSHIMORI, SHUZO HIRAIDE
|
Title:
|
METHOD OF DRIVING FERROELECTRIC GATE TRANSISTOR MEMORY CELL
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
43-2, HATAGAYA 2-CHOME, SHIBUYA-KU |
TOKYO, JAPAN |
|
|
|
FRISHAUF, HOLTZ, GOODMAN, LANGER, ET AL |
LEONARD HOLTZ |
767 THIRD AVENUE |
25TH FLOOR |
NEW YORK, NEW YORK 10017-2023 |
|
|
Assignment:
2
|
|
|
|
CORRECTIVE ASSIGNMENT TO CORRECT THE NAME OF THE 4TH INVENTOR OF AND ADD AN ASSIGNEE TO AN ASSIGNMENT RECORDED ON REEL 7912, FRAME 0229
|
|
|
|
|
|
43-2, HATAGAYA 2-CHOME |
SHIBUYA-KU, TOKYO, JAPAN |
|
|
5055 MARK DABLING BOULEVARD, #100 |
COLORADO SPRINGS, COLORADO 80918 |
|
|
|
FRISHAUF, HOLTZ, GOODMAN, ET AL |
LEONARD HOLTZ |
767 THIRD AVENUE, 25TH FLOOR |
NEW YORK, NY 10017-2023 |
|
|
Search Results as of:
04/27/2024 08:02 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|