Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1998
|
Application #:
|
08712554
|
Filing Dt:
|
09/13/1996
|
|
Inventors:
|
NOBUO TAMBA, MITSUGU KUSUNOKI, TAKESHI MIYAZAKI, AKIRA MASAKI, AKIRA YAMAGIWA
|
|
Title:
|
VARIABLE LOGIC CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT USING THE SAME
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 6, KANDA SURUGADAI 4-CHOME |
| CHIYODA-KU, TOKYO, JAPAN |
|
|
|
|
| FAY, SHARPE, BEALL, FAGAN, ET AL |
| THOMAS E. BEALL, JR. |
| 104 EAST HUME AVENUE |
| ALEXANDRIA, VIRGINIA 22301 |
|
|
Search Results as of:
04/23/2024 06:25 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
