Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
2
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08255240
|
Filing Dt:
|
06/07/1994
|
Inventors:
|
SATORU ISOMURA, ATSUSHI SHIMIZU, KEIICHI HIGETA, TOHRU KOBAYASHI, TAKEO YAMADA, YUKO ITO et al
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE WITH INTERLEAVED MEMORY AND LOGIC BLOCKS
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
FAY, SHARPE, BEALL, FAGAN, ET AL. |
THOMAS E. KOCOVSKY, JR. |
1100 SUPERIOR AVENUE |
SUITE 700 |
CLEVELAND, OH 44114-2518 |
|
|
Assignment:
2
|
|
|
|
RECORD TO CORRECT THE SPELLING OF THE SIXTH AND THE SEVENTH INVENTOR'S NAMES PREVIOUSLY RECORDED AT REEL 7837 FRAME 823.
|
|
|
|
|
|
6, KANDA SURUGADAI 4-CHOME, CHIYODA-KU |
TOKYO, JAPAN |
|
|
|
FAY, SHARPE, BEALL, FAGAN, ET AL |
THOMAS E. KOCOVSKY, JR. |
1100 SUPERIOR AVENUE |
SUITE 700 |
CLEVELAND, OHIO 44114-2518 |
|
|
Search Results as of:
04/30/2024 10:21 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|