Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
1
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
08605041
|
Filing Dt:
|
03/20/1996
|
Inventors:
|
TOYOFUMI TAKAHASHI, TOSHIO TANAKA, HIDEAKI TERAKAWA
|
Title:
|
COPROCESSOR SYSTEM FOR ACCESSING SHARED MEMORY DURING UNUSED PORTION OF MAIN PROCESSOR'S INSTRUCTION CYCLE WHERE MAIN PROCESSOR NEVER WAITS WHEN ACCESSING SHARED MEMORY
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
3-6, CHUOCHO, KAWANISHI-SHI |
HYOGO, 666, JAPAN |
|
|
60, FUKUINE KAMITAKAMATSU-CHO |
HIGASHIYAMA-KU, KYOTO-SHI, KYOTO-FU, JAPAN |
|
|
|
NIXON & VANDERHYE P.C. |
MARK E. NUSBAUM, ESQ. |
1100 NORTH GLEBE ROAD, 8TH FLOOR |
ARLINGTON, VA. 22201 |
|
|
Search Results as of:
05/03/2024 02:45 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|