Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
2
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09169275
|
Filing Dt:
|
10/08/1998
|
Inventors:
|
ALLEN S. YU, PATRICK K. CHEUNG, PAUL J. STEFFAN
|
Title:
|
METHOD FOR FORMING GRADED LDD TRANSISTOR USING CONTROLLED POLYSILICON GATE PROFILE
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
P.O. BOX 3453 |
ONE AMD PLACE |
SUNNYVALE, CALIFORNIA 94088 |
|
|
|
MIKIO ISHIMARU |
THE LAW OFFICES OF MIKIO ISHIMARU |
1046 PINENUT COURT |
SUNNYVALE, CA 94087 |
|
|
MIKIO ISHIMARU |
1046 PINENUT COURT |
SUNNYVALE, CA 94087 |
|
|
Assignment:
2
|
|
|
|
(ASSIGNMENT OF ASSIGNOR'S INTEREST) RE-RECORD TO CORRECT THE NUMBER OF MICROFILM PAGES FROM 4 TO 6 ON REEL 9538, FRAME 406.
|
|
|
|
|
|
P.O. BOX 3453 |
ONE AMD PLACE |
SUNNYVALE, CALIFORNIA 94088 |
|
|
|
THE LAW OFFICES OF MIKIO ISHIMARU |
MIKIO ISHIMARU |
1046 PINENUT COURT |
SUNNYVALE, CA 94087 |
|
|
Search Results as of:
05/22/2024 08:20 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|