Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
1
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09485702
|
Filing Dt:
|
02/28/2000
|
Inventors:
|
ATSUSHI NARAZAKI, HIDETOSHI SOUNO, YASUNORI YAMASHITA
|
Title:
|
INSULATED GATE SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
2-3, MARUNOUCHI 2-CHOME |
CHIYODA-KU, TOKYO 100-8310, JAPAN |
|
|
1, MIZUHARA 4-CHOME |
ITAMI-SHI, HYOGO 664-0005, JAPAN |
|
|
|
OBLON SPIVAK MCCLELLAND MAIER & NEUSTADT |
MARVIN J. SPIVAK |
FOURTH FLOOR |
1755 JEFFERSON DAVIS HIGHWAY |
ARLINGTON , VA 22202 |
|
|
Search Results as of:
04/29/2024 06:08 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|