skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 1
Patent #:
Issue Dt:
10/16/2001
Application #:
09607282
Filing Dt:
06/30/2000
Inventors:
Randall Cher Liang Cha, Alex See, Lap Chan
Title:
Method of fabricating CMOS devices featuring dual gate structures and a high dielectric constant gate insulator layer
Assignment: 1
Reel/Frame:
010970/0074Recorded: 06/30/2000Pages: 3
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
05/05/2000
Exec Dt:
05/05/2000
Exec Dt:
05/05/2000
Assignee:
STREET 2
60 WOODLANDS INDUSTRIAL PARK D
SINGAPORE, SINGAPORE 73840
Correspondent:
GEORGE O. SAILE
20 MCINTOSH DRIVE
POUGHKEEPSIE, NY 12603

Search Results as of: 05/08/2024 02:27 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT