Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10699202
|
Filing Dt:
|
10/31/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
|
Inventor:
|
Hideaki Aochi
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE INCORPORATING MEMORY CELL TRANSISTOR AND LOGIC TRANSISTOR, AND METHOD OF MANUFACTURING THE SAME
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 1-1 SHIBAURA 1-CHOME |
| MINATO-KU |
| TOKYO, JAPAN |
|
|
|
|
| GRACE L. PAN, ESQ. |
| FROMMER LAWRENCE & HAUG LLP |
| 745 FIFTH AVENUE |
| NEW YORK, NY 10151 |
|
|
Search Results as of:
05/02/2024 06:25 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
