skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 1
Patent #:
Issue Dt:
09/20/2005
Application #:
10914563
Filing Dt:
08/09/2004
Inventors:
Jae Gon Lee, Hwa Weng Koh, Elgin Quek, Dong Kyun Sohn
Title:
METHOD FOR INTEGRATING A SONOS GATE OXIDE TRANSISTOR INTO A LOGIC/ANALOG INTEGRATED CIRCUIT HAVING SEVERAL GATE OXIDE THICKNESSES
Assignment: 1
Reel/Frame:
015675/0519Recorded: 08/09/2004Pages: 3
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
07/27/2004
Exec Dt:
07/27/2004
Exec Dt:
07/27/2004
Exec Dt:
07/27/2004
Assignee:
60 WOODLANDS INDUSTRIAL PARK D
STREET 2
SINGAPORE 738406, SINGAPORE
Correspondent:
GEORGE O. SAILE
28 DAVIS AVENUE
POUGHKEEPSIE, NY 12603

Search Results as of: 05/15/2024 04:44 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT