Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
2
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
09807500
|
Filing Dt:
|
06/11/2001
|
Inventors:
|
Rakesh Malik, Puneet Goel
|
Title:
|
AREA EFFICIENT REALIZATION OF COEFFICIENT ARCHITECTURE FOR BIT-SERIAL FIR, IIR FILTERS AND COMBINATIONAL/SEQUENTIAL LOGIC STRUCTURE WITH ZERO LATENCY CLOCK OUTPUT
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
PARK |
28 ANG MO KIO INDUSTRIAL |
569508, SINGAPORE, SLOVENIA |
|
|
|
SEED INTELLECTUAL PROPERTY LAW GROUP |
ERIC J. GASH |
701 5TH AVE, STE 6300 |
SEATTLE, WA 98104-7092 |
|
|
Assignment:
2
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
28 ANG MO KIO INDUSTRIAL PARK 2 |
569508, SINGAPORE, SINGAPORE |
|
|
SECTOR 16A, INSTITUTIONAL AREA |
NOIDA 201 301 UTTAR PRADESH, INDIA |
|
|
|
SEED INTELLECTUAL PROPERTY LAW GROUP |
MICHAEL J. DONOHUE |
701 FIFTH AVENUE, SUITE 6300 |
SEATTLE, WA 98104-7092 |
|
|
Search Results as of:
05/24/2024 10:35 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|