skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 2
Patent #:
Issue Dt:
05/02/2006
Application #:
10375575
Filing Dt:
02/27/2003
Publication #:
Pub Dt:
09/02/2004
Inventors:
Jon Allan Faue, Harold Brett Meadows
Title:
INTEGRATED CIRCUIT MEMORY ARCHITECTURE WITH SELECTIVELY OFFSET DATA AND ADDRESS DELAYS TO MINIMIZE SKEW AND PROVIDE SYNCHRONIZATION OF SIGNALS AT THE INPUT/OUTPUT SECTION
Assignment: 1
Reel/Frame:
013827/0507Recorded: 02/27/2003Pages: 4
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
02/26/2003
Exec Dt:
02/26/2003
Assignee:
NO. 1 CREATION ROAD 1
SCIENCE-BASED INDUSTRIAL PARK
HSINCHU, TAIWAN R.O.C.
Correspondent:
HOGAN & HARTSON LLP
WILLIAM J. KUBIDA
ONE TABOR CENTER
1200 17TH STREET, SUITE 1500
DENVER, CO 80202
Assignment: 2
Reel/Frame:
014406/0333Recorded: 03/08/2004Pages: 3
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignor:
Exec Dt:
02/02/2004
Assignee:
3F, NO. 19, LI-HSIN ROAD
SCIENCE-BASED INDUSTRIAL PARK
HSINCHU, TAIWAN R.O.C.
Correspondent:
HOGAN & HARTSON LLP
CAROL W. BURTON
1200 17TH STREET, SUITE 1500
DENVER, CO 80202

Search Results as of: 05/30/2024 07:25 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT