Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
2
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10375575
|
Filing Dt:
|
02/27/2003
|
Publication #:
|
|
Pub Dt:
|
09/02/2004
| | | | |
Inventors:
|
Jon Allan Faue, Harold Brett Meadows
|
Title:
|
INTEGRATED CIRCUIT MEMORY ARCHITECTURE WITH SELECTIVELY OFFSET DATA AND ADDRESS DELAYS TO MINIMIZE SKEW AND PROVIDE SYNCHRONIZATION OF SIGNALS AT THE INPUT/OUTPUT SECTION
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
NO. 1 CREATION ROAD 1 |
SCIENCE-BASED INDUSTRIAL PARK |
HSINCHU, TAIWAN R.O.C. |
|
|
|
HOGAN & HARTSON LLP |
WILLIAM J. KUBIDA |
ONE TABOR CENTER |
1200 17TH STREET, SUITE 1500 |
DENVER, CO 80202 |
|
|
Assignment:
2
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
3F, NO. 19, LI-HSIN ROAD |
SCIENCE-BASED INDUSTRIAL PARK |
HSINCHU, TAIWAN R.O.C. |
|
|
|
HOGAN & HARTSON LLP |
CAROL W. BURTON |
1200 17TH STREET, SUITE 1500 |
DENVER, CO 80202 |
|
|
Search Results as of:
05/30/2024 07:25 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|