Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
2
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
10766955
|
Filing Dt:
|
01/30/2004
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Inventors:
|
Hiroyuki Yamashita, Takao Shinsha, Hideaki Fujikake, Toshiaki Kowatari, Tomoya Hirao et al
|
Title:
|
A METHOD FOR CO-VERIFYING HARDWARE AND SOFTWARE FOR A SEMICONDUCTOR DEVICE
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
17-2, SHIN-YOKOHAMA 3-CHOME |
KOHOKU-KU YOKOHAMA-SHI |
KANAGAWA, JAPAN |
|
|
|
STAAS & HALSEY, LLP |
ATTENTION: H. J. STAAS |
1201 NEW YORK, AVE., N.W., SUITE 700 |
WASHINGTON, D.C. 20005 |
|
|
Assignment:
2
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
4-1, NISHISHINJUKU 2-CHOME |
SHINJUKU-KU, TOKYO 163-0811, JAPAN |
|
|
|
STAAS & HALSEY LLP |
ATTENTION: H.J. STAAS |
1201 NEW YORK AVE., N.W.7TH FLOOR |
WASHINGTON, D.C. 20005 |
|
|
Search Results as of:
04/28/2024 04:38 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|