Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
2
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11178565
|
Filing Dt:
|
07/12/2005
|
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
|
Inventors:
|
Jiro Shinbo, Satoshi Arayashiki, Hirotaka Oosawa, Toshiya Uozumi, Satoru Yamamoto
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT WITH PLL CIRCUIT
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 4-1, MARUNOUCHI 2-CHOME, CHIYODA-KU |
| TOKYO, JAPAN |
|
|
|
|
| DANIEL J. STANGER |
| MATTINGLY, STANGER, MALUR & BRUNDIDGE |
| P.C. |
| 1800 DIAGONAL ROAD, SUITE 370 |
| ALEXANDRIA, VIRGINIA 22314 |
|
|
|
Assignment:
2
|
|
|
|
|
|
|
MERGER AND CHANGE OF NAME
|
|
|
|
|
|
|
|
|
| 1753 SHIMONUMABE, NAKAHARA-KU |
| KAWASAKI-SHI, KANAGAWA, JAPAN 211-8668 |
|
|
|
|
| MATTINGLY & MALUR, P.C. |
| 1800 DIAGONAL RD. |
| SUITE 370 |
| ALEXANDRIA, VA 22314 |
|
|
Search Results as of:
04/26/2024 05:27 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
