Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
10208527
|
Filing Dt:
|
07/29/2002
|
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
|
Inventors:
|
Koji Fujii, Satoshi Shigematsu, Hiroki Morimura, Mamoru Nakanishi
|
|
Title:
|
PARALLEL PROCESSING LOGIC CIRCUIT FOR SENSOR SIGNAL PROCESSING
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 3-1 OTEMACHI 2-CHOME, CHIYODA-KU |
| TOKYO 100-8116, JAPAN |
|
|
|
|
| BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN |
| 12400 WILSHIRE BOULEVARD |
| 7TH FLOOR |
| LOS ANGELES, CA 90025 |
|
|
Search Results as of:
04/27/2024 08:00 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
