Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
2
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11098109
|
Filing Dt:
|
04/04/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
|
Inventor:
|
Takashi Yoshikawa
|
|
Title:
|
SYSTEMS AND METHODS FOR LOADING DATA INTO THE CACHE OF ONE PROCESSOR TO IMPROVE PERFORMANCE OF ANOTHER PROCESSOR IN A MULTIPROCESSOR SYSTEM
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 19900 MACARTHUR BLVD. |
| SUITE 400 |
| IRVINE, CALIFORNIA 92612 |
|
|
|
|
| MARK L. BERRIER |
| BUILDING 2, SUITE 300 |
| 1250 CAPITAL OF TEXAS HWY. S. |
| AUSTIN, TX 78746 |
|
|
|
Assignment:
2
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 1-1 SHIBAURA 1-CHOME, MINATO-KU |
| TOKYO, JAPAN |
|
|
|
|
| MARK L. BERRIER |
| 3811 BEE CAVES ROAD, SUITE 204 |
| AUSTIN, TEXAS 78746 |
|
|
Search Results as of:
04/27/2024 05:33 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
