skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 2
Patent #:
Issue Dt:
04/28/2009
Application #:
12078643
Filing Dt:
04/02/2008
Publication #:
Pub Dt:
09/18/2008
Inventors:
Isao Takayanagi, Junichi Nakamura
Title:
CMOS APS WITH STACKED AVALANCHE MULTIPLICATION LAYER AND LOW VOLTAGE READOUT ELECTRONICS
Assignment: 1
Reel/Frame:
040308/0686Recorded: 11/14/2016Pages: 5
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
08/22/2002
Exec Dt:
08/22/2002
Assignee:
8000 SOUTH FEDERAL WAY
BOISE, IDAHO 83706
Correspondent:
SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
5005 E. MCDOWELL ROAD
MAILDROP A700
PHOENIX, AZ 85008
Assignment: 2
Reel/Frame:
021886/0378Recorded: 11/25/2008Pages: 13
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignor:
Exec Dt:
09/26/2008
Assignee:
C/O CITCO TRUSTEES (CAYMAN) LIMITED
REGATTA OFFICE PARK, WEST BAY ROAD
GRAND CAYMAN, CAYMAN ISLANDS Y1-1205
Correspondent:
DICKSTEIN SHAPIRO LLP -THOMAS J. D'AMICO
1825 EYE STREET N.W.
WASHINGTON, DC 20006

Search Results as of: 05/03/2024 05:01 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT