Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
10754571
|
Filing Dt:
|
01/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
|
Inventors:
|
Kensaku Yamaguchi, Mikio Hashimoto
|
|
Title:
|
DATA ACCESS CONTROL METHOD FOR TAMPER RESISTANT MICROPROCESSOR USING CACHE MEMORY
|
|
|
Assignment:
1
|
|
|
|
|
|
|
RECORD TO CORRECT THE SERIAL NUMBER AND THE FILING DATE ON AN ASSIGNMENT PREVIOUSLY RECORDED ON REEL 015200 FRAME 0972.
|
|
|
|
|
|
|
|
|
| 1-1, SHIBAURA 1-CHOME, MINATO-KU |
| TOKYO, JAPAN |
|
|
|
|
| OBLON, SPIVAK, MCCLELLAND, MAIER & NEUST |
| 1940 DUKE STREET |
| ALEXANDRIA, VA 22314 |
|
|
Search Results as of:
04/27/2024 03:35 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
