Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
2
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
12216742
|
Filing Dt:
|
07/10/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
|
Inventors:
|
Choong-Rae Cho, In-Kyeong Yoo, Myoung-Jae Lee
|
|
Title:
|
METHOD OF MANUFACTURING TRANSISTOR THAT UTILIZES CURRENT DIRECTION LIMITING UNITS BETWEEN PHASE CHANGE LAYER AND BIT LINES AND BETWEEN PHASE CHANGE LAYER AND WORD LINES
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 416, MAETAN-DONG, YEONGTONG-GU |
| SUWON-SI, GYEONGGI-DO, KOREA, REPUBLIC OF |
|
|
|
|
| HARNESS, DICKEY & PIERCE, P.L.C. |
| P.O. BOX 8910 |
| RESTON, VA 20195 |
|
|
|
Assignment:
2
|
|
|
|
|
|
|
RE-RECORD TO CORRECT THE NAME OF THE FIRST ASSIGNOR, PREVIOUSLY RECORDED ON REEL 021279 FRAME 0543.
|
|
|
|
|
|
|
|
|
| 416, MAETAN-DONG, YEONGTONG-GU |
| SUWON-SI, GYEONGGI-DO, KOREA, REPUBLIC OF |
|
|
|
|
| HARNESS, DICKEY & PIERCE, P.L.C. |
| P.O. BOX 8910 |
| RESTON, VIRGINIA 20195 |
|
|
Search Results as of:
05/17/2024 04:19 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
