Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
12588747
|
Filing Dt:
|
10/27/2009
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
|
Inventor:
|
Kye-Hee Yeom
|
|
Title:
|
SEMICONDUCTOR DEVICES INCLUDING BURIED GATE ELECTRODES AND ISOLATION LAYERS AND METHODS OF FORMING SEMICONDUCTOR DEVICES INCLUDING BURIED GATE ELECTRODES AND ISOLATION LAYERS USING SELF ALIGNED DOUBLE PATTERNING
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 416, MAETAN-DONG, YEONGTONG-GU |
| SUWON-SI, GYEONGGI-DO, KOREA, REPUBLIC OF |
|
|
|
|
| EUGENE M. LEE |
| LEE & MORSE, P.C. |
| 3141 FAIRVIEW PARK DRIVE |
| SUITE 500 |
| FALLS CHURCH, VA 22042 |
|
|
Search Results as of:
05/17/2024 08:06 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
