skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 2
Patent #:
Issue Dt:
03/31/2015
Application #:
13923704
Filing Dt:
06/21/2013
Publication #:
Pub Dt:
10/31/2013
Inventors:
Dureseti Chidambarrao, Ramachandran Muralidhar, Philip J. Oldiges, Viorel Ontalus
Title:
MINIMIZING LEAKAGE CURRENT AND JUNCTION CAPACITANCE IN CMOS TRANSISTORS BY UTILIZING DIELECTRIC SPACERS
Assignment: 1
Reel/Frame:
030661/0300Recorded: 06/21/2013Pages: 6
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
06/11/2013
Exec Dt:
06/14/2013
Exec Dt:
06/11/2013
Exec Dt:
06/11/2013
Assignee:
NEW ORCHARD ROAD
ARMONK, NEW YORK 10504
Correspondent:
IBM CORP - ENDICOTT DRAFTING CENTER
2070 ROUTE 52
HOPEWELL JUNCTION, NY 12533
Assignment: 2
Reel/Frame:
052561/0161Recorded: 05/04/2020Pages: 20
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignor:
Exec Dt:
03/06/2020
Assignee:
1891 ROBERTSON ROAD
SUITE 100
OTTAWA, CANADA K2H 5B7
Correspondent:
ELPIS TECHNOLOGIES INC.
1891 ROBERTSON ROAD
SUITE 100
OTTAWA, K2H 5B7 CANADA

Search Results as of: 05/17/2024 02:26 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT