Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
2
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14171488
|
Filing Dt:
|
02/03/2014
|
Inventors:
|
Matthew H. Klein, Chen W. Tseng
|
Title:
|
CIRCUIT NETWORK WITH AN ERROR DETECTION SYSTEM FOR MITIGATION OF ERROR PROPAGATION
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
2100 LOGIC DRIVE |
SAN JOSE, CALIFORNIA 95124 |
|
|
|
XILINX, INC. |
2100 LOGIC DRIVE |
ATTN: LEGAL DEPT. |
SAN JOSE, CA 95124 |
|
|
Assignment:
2
|
|
|
|
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE OF INVENTOR CHEN W. TSENG ERRONEOUSLY LISTED ON THE PATENT ASSIGNMENT COVER SHEET PREVIOUSLY RECORDED ON REEL 032123 FRAME 0378. ASSIGNOR(S) HEREBY CONFIRMS THE FACT THAT INVENTOR CHEN W. TSENG EXECUTED THE ASSIGNMENT ON 01/23/2014.
|
|
|
|
|
|
2100 LOGIC DRIVE |
SAN JOSE, CALIFORNIA 95124 |
|
|
|
XILINX, INC. |
2100 LOGIC DRIVE |
ATTN: LEGAL DEPT. |
SAN JOSE, CA 95124 |
|
|
Search Results as of:
05/13/2024 06:43 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|