Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
2
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09803466
|
Filing Dt:
|
03/09/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
|
Inventor:
|
Takao Nakajima
|
|
Title:
|
Clock buffer circuit, and interface and synchronous type semiconductor memory device with clock buffer circuit
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 72, HORIKAWA-CHO, SAIWAI-KU |
| KAWASAKI-SHI, KANAGAWA-KEN, JAPAN |
|
|
|
|
| HOGAN & HARTSON LLP |
| LOUIS A. MOK |
| 500 SOUTH GRAND AVENUE, STE. 1900 |
| LOS ANGELES, CA 90071 |
|
|
|
Assignment:
2
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 1-1, SHIBAURA 1-CHOME |
| MINATO-KU |
| TOKYO, JAPAN 105-0023 |
|
|
|
|
| OBLON, ET AL. |
| 1940 DUKE STREET |
| ALEXANDRIA, VA 22314 |
|
|
Search Results as of:
04/18/2024 02:23 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
