Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
2
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10373718
|
Filing Dt:
|
02/27/2003
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Inventor:
|
Tadashi Nonaka
|
Title:
|
Clock-signal generating circuit and data-extracting circuit incorporating the same
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
1-1 SHIBAURA 1-CHOME MINATO-KU |
TOKYO, JAPAN |
|
|
|
OBLON, SPIVAK, MCCLELLAND, MAIER & NEUST |
1940 DUKE STREET |
ALEXANDRIA, VA 22314 |
|
|
Assignment:
2
|
|
|
|
PATENT SECURITY AGREEMENT
|
|
|
|
|
|
9062 OLD ANNAPOLIS ROAD |
COLUMBIA, MARYLAND 21045 |
|
|
|
KATE ANDES/ WHITE & CASE LLP |
1221 AVENUE OF THE AMERICAS |
NEW YORK, NY 10020 |
|
|
Search Results as of:
05/20/2024 10:07 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|