Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10120918
|
Filing Dt:
|
04/11/2002
|
|
Publication #:
|
|
Pub Dt:
|
10/16/2003
| | | | |
|
Inventors:
|
Murali S. Chinnakonda, Hebbalalu S. Ramagopal, David Witt
|
|
Title:
|
Digital signal processor architecture in which microcontroller instructions access data cache and DSP instructions directly access memory
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| ONE TECHNOLOGY WAY |
| P.O. BOX 9106 |
| NORWOOD, MASSACHUSETTS 02062-9106 |
|
|
|
|
| WOLF, GREENFIELD & SACKS, P.C. |
| WILLIAM R. MCCLELLAN |
| FEDERAL RESERVE PLAZA |
| 600 ATLANTIC AVENUE |
| BOSTON, MA 02210 |
|
|
Search Results as of:
04/27/2024 07:39 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
