skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 1
Patent #:
NONE
Issue Dt:
Application #:
10188881
Filing Dt:
07/02/2002
Publication #:
Pub Dt:
01/08/2004
Inventor:
Robert W. Moss
Title:
Methods and structure for hiding DRAM bank precharge and activate latency by issuing apriori bank state transition information
Assignment: 1
Reel/Frame:
013092/0419Recorded: 07/02/2002Pages: 3
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignor:
Exec Dt:
07/02/2002
Assignee:
1551 MCCARTHY BOULEVARD
MILPITAS, CALIFORNIA 95035
Correspondent:
LSI LOGIC CORPORATION
IP LEGAL DEPT. M/S D-106
DANIEL N. FISHMAN
1551 MCCARTHY BOULEVARD
MILPITAS, CA 95035

Search Results as of: 05/14/2024 10:58 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT