Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
3
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10189870
|
Filing Dt:
|
07/03/2002
|
Publication #:
|
|
Pub Dt:
|
01/08/2004
| | | | |
Inventor:
|
Rajesh Y. Pendurkar
|
Title:
|
Hierarchical test methodology for multi-core chips
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
4120 NETWORK CIRCLE |
SANTA CLARA, CALIFORNIA 95054 |
|
|
|
WILLIAM L PARADICE III |
425 CALIFORNIA STREET, STE 900 |
SAN FRANCISCO, CA 94104 |
|
|
Assignment:
2
|
|
|
|
SECURITY INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
ELEVEN MADISON AVENUE |
NEW YORK, NEW YORK 10010 |
|
|
|
JONATHAN SEIDEN, ESQ. |
SKADDEN, ARPS, SLATE, MEAGHER |
& FLOM LLP |
FOUR TIMES SQUARE |
NEW YORK, NEW YORK 10036 |
|
|
Assignment:
3
|
|
|
|
CORRECTION TO A PROPERTY NUMBER
|
|
|
|
|
|
ELEVEN MADISON AVENUE |
NEW YORK, NEW YORK 10010 |
|
|
|
JONATHAN SEIDEN, ESQ. |
SKADDEN, ARPS, SLATE, ET AL. |
FOUR TIMES SQUARE |
NEW YORK, NEW YORK 10036 |
|
|
Search Results as of:
05/08/2024 05:03 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|