Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
10359216
|
Filing Dt:
|
02/06/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
|
Inventors:
|
Masayuki Ichige, Koji Hashimoto, Tatsuaki Kuji, Seiichi Mori, Yuji Takeuchi, Koji Sakui et al
|
|
Title:
|
NONVOLATILE SEMICONDUCTOR MEMORY, FABRICATION METHOD FOR THE SAME, SEMICONDUCTOR INTEGRATED CIRCUITS AND SYSTEMS
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 1-1, SHIBAURA 1-CHOME, MINATO-KU |
| TOKYO, JAPAN |
|
|
|
|
| OBLON, SPIVAK, MCCLELLAND, MAIER, ET AL |
| JOSEPH A. SCAFETTA, JR. |
| 1940 DUKE STREET |
| ALEXANDRIA, VIRGINIA 22314 |
|
|
Search Results as of:
04/27/2024 04:32 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
