skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 1
Patent #:
Issue Dt:
08/23/2005
Application #:
10471972
Filing Dt:
04/26/2004
Publication #:
Pub Dt:
09/09/2004
Inventors:
Navakanta Bhat, Mukherjee Sugato
Title:
YIELD AND SPEED ENHANCEMENT OF SEMICONDUCTOR INTEGRATED CIRCUITS USING POST FABRICATION TRANSISTOR MISMATCH COMPENSATION CIRCUITRY
Assignment: 1
Reel/Frame:
015323/0458Recorded: 04/26/2004Pages: 4
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
02/23/2004
Exec Dt:
02/03/2004
Assignee:
BANGALORE-560 012
KAMATAKA STATE, INDIA
Correspondent:
GRAY CARY WARE & FREIDENRICH
TIMOTHY W. LOHSE
2000 UNIVERSITY AVE.
EAST PALO ALTO, CA 94303

Search Results as of: 05/21/2024 12:16 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT